View TEA1751LT_4530138.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

TEA1751T; TEA1751LT
GreenChip III SMPS control IC
Rev. 02 -- 23 December 2009 Product data sheet
1. General description
The GreenChip III is the third generation of green Switched Mode Power Supply (SMPS) controller ICs. The TEA1751(L)T (TEA1751T and TEA1751LT) combines a controller for Power Factor Correction (PFC) and a flyback controller. Its high level of integration allows the design of a cost-effective power supply with a very low number of external components. The special built-in green functions provide high efficiency at all power levels. This applies to quasi-resonant operation at high power levels, quasi-resonant operation with valley skipping, as well as to reduced frequency operation at lower power levels. At low power levels, the PFC switches off to maintain high efficiency. During low power conditions, the flyback controller switches to frequency reduction mode and limits the peak current to 25 % of its maximum value. This will ensure high efficiency at low power and good standby power performance while minimizing audible noise from the transformer. The TEA1751(L)T is a MultiChip Module, (MCM), containing two chips. The proprietary high voltage BCD800 process which makes direct start-up possible from the rectified universal mains voltage in an effective and green way. The second low voltage SIlicon On Insulator (SIOI) is used for accurate, high speed protection functions and control. The TEA1751(L)T enables highly efficient and reliable supplies with power requirements up to 250 W, to be designed easily and with a minimum number of external components.
2. Features
2.1 Distinctive features
Integrated PFC and flyback controller. Universal mains supply operation (70 V (AC) to 276 V (AC)). Dual boost PFC with accurate maximum output voltage (NXP patented). High level of integration, resulting in a very low external component count and a cost-effective design.
2.2 Green features
On-chip start-up current source.
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
2.3 PFC green features
Valley/zero voltage switching for minimum switching losses (NXP patented). Frequency limitation to reduce switching losses. PFC is switched off when a low load is detected at the flyback output.
2.4 Flyback green features
Valley switching for minimum switching losses (NXP patented). Frequency reduction with fixed minimum peak current at low power operation to maintain high efficiency at low output power levels.
2.5 Protection features
Safe restart mode for system fault conditions. Continuous mode protection by means of demagnetization detection for both converters (NXP patented). UnderVoltage Protection (UVP) (foldback during overload). Accurate OverVoltage Protection (OVP) for both converters (adjustable for flyback converter). Mains voltage independent OverPower Protection (OPP) Open control loop protection for both converters. The open loop protection on the flyback converter is latched on the TEA1751L and safe restart on the TEA1751. IC overtemperature protection. Low and adjustable OverCurrent Protection (OCP) trip level for both converters. General purpose input for latched protection, e.g. to be used for system OverTemperature Protection (OTP).
3. Applications
The device can be used in all applications that require an efficient and cost-effective power supply solution up to 250 W. Notebook adapters in particular can benefit from the high level of integration.
4. Ordering information
Table 1. Ordering information Package Name TEA1751T TEA1751LT SO16 SO16 Description plastic small outline package; 16 leads; body width 3.9 mm plastic small outline package; 16 leads; body width 3.9 mm Version SOT109-1 SOT109-1 Type number
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
2 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
5. Block diagram
PFCDRIVER PFC DRIVER
1.12 V 3.5 V
FBDRIVER 13 FB DRIVER
DRV 80 A
12
DRV
PFC GATE
5 LATCH FB GATE LOW VIN VINSENSE 7 BOOST LATCH RESET LOW POWER
1.25 V
EXT PROT
1.25 V
PROT MAX PFC PROT PROT ENABLE PFC R Q S Q S R ENABLE FB Freq Red. LOW POWER PFC OSC VCC GOOD VoSTART FB LOW POWER EXT PROT PFC PROT TIMEOUT EXT PROT OTP OvpFB LATCH RESET TIMEOUT TON MAX VoSHORT VUVLO PROT EXT PROT Vstartup Vth(UVLO) TON MAX FB OSC Freq. Red. SMPS CONTROL S (TEA1751L only) S LATCHED S PROTECTION S R PROT S (TEA1751 only) S SAFE S RESTART R PROTECTION VCC GOOD CHARGE CONTROL CHARGE VALLEY DETECT INTERNAL SUPPLY Vstartup OvpFB OPP OPP OVP COUNTER 4 FBAUX FB GATE STARTFB START STOP PFC OPP MIN OCP TIME OUT 2.5 V 3.5 V
PFCCOMP 6
30 A
VOSENSE 9
2.50 V 2.7 V 15 A
3.7 V
3 FBCTRL
BOOST VoOVP
LOW VIN
VoSTART FB VoSHORT
FB DRIVER
BLANK 10 FBSENSE
OCP BLANK PFC DRIVER ENABLE PFC
60 A
PFCSENSE 11
500 mV
ENABLE FB START FB START SOFT
60 A
SOFT START
START STOP PFC
PFCAUX 8
VALLEY DETECT
TIMER 4 s OTP PFCGATE ZCS CHARGE
TIMER 50 s Vth(UVLO)
100 mV
ZCS TEMP OTP
80 mV
16 HV
1 VCC
2 GND
014aaa299
Remark: For the TEA1751L the time-out is latched. For the TEA1751 the time-out is safe restart.
Fig 1.
Block diagram
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
3 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
6. Pinning information
6.1 Pinning
VCC GND FBCTRL FBAUX LATCH PFCCOMP VINSENSE PFCAUX
1 2 3 4
16 HV 15 HVS 14 HVS 13 FBDRIVER
TEA1751(L)T
5 6 7 8
014aaa300
12 PFCDRIVER 11 PFCSENSE 10 FBSENSE 9 VOSENSE
Fig 2.
Pin configuration: TEA1751(L)T (SOT109-1)
6.2 Pin description
Table 2. Symbol VCC GND FBCTRL FBAUX LATCH PFCCOMP VINSENSE PFCAUX VOSENSE FBSENSE PFCSENSE PFCDRIVER FBDRIVER HVS HV Pin description Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14, 15 16 Description supply voltage ground control input for flyback input from auxiliary winding for demagnetization timing and overvoltage protection for flyback general purpose protection input frequency compensation pin for PFC sense input for mains voltage input from auxiliary winding for demagnetization timing for PFC sense input for PFC output voltage programmable current sense input for flyback programmable current sense input for PFC gate driver output for PFC gate driver output for flyback high voltage safety spacer, not connected high voltage start-up and valley sensing of flyback part
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
4 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
7. Functional description
7.1 General control
The TEA1751(L)T contains a controller for a power factor correction circuit as well as a controller for a flyback circuit. A typical configuration is shown in Figure 3.
12 8 6
11
9
16 13 10
TEA1751(L)T
7 3 2 4 1
014aaa301
Fig 3.
Typical configuration
7.1.1 Start-up and UnderVoltage LockOut (UVLO)
Initially the capacitor on the VCC pin is charged from the high voltage mains via the HV pin. As long as VCC is below Vtrip, the charge current is low. This protects the IC if the VCC pin is shorted to ground. For a short start-up time the charge current above Vtrip is increased until VCC reaches Vth(UVLO). If VCC is between Vth(UVLO) and Vstartup, the charge current is low again, ensuring a low duty cycle during fault conditions. The control logic activates the internal circuitry and switches off the HV charge current when the voltage on pin VCC passes the Vstartup level. First, the LATCH pin current source is activated and the soft start capacitors on the PFCSENSE and FBSENSE pins are charged. When the LATCH pin voltage exceeds the Ven(LATCH) voltage and the soft start capacitor on the PFCSENSE pin is charged, the PFC circuit is activated. Also the flyback converter is activated (providing the soft start capacitor on the FBSENSE pin is charged). The output voltage of the flyback converter is then regulated to its nominal output voltage. The IC supply is taken over by the auxiliary winding of the flyback converter. See Figure 4. If during start-up the LATCH pin does not reach the Ven(LATCH) level before VCC reaches Vth(UVLO), the LATCH pin output is deactivated and the charge current is switched on again.
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
5 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
As soon as the flyback converter is started, the voltage on the FBCTRL pin is monitored. If the output voltage of the flyback converter does not reach its intended regulation level in a predefined time, the voltage on the FBCTRL pin reaches the Vto(FBCTRL) level and an error is assumed. The TEA1751 then initiates a safe restart, while in the TEA1751L the protection is latched. When one of the protection functions is activated, both converters stop switching and the VCC voltage drops to Vth(UVLO). A latched protection recharges the capacitor CVCC via the HV pin, but does not restart the converters. For a safe restart protection, the capacitor is recharged via the HV pin and the device restarts (see block diagram, Figure 1). In the event of an overvoltage protection of the PFC circuit, VVOSENSE > Vovp(VOSENSE), only the PFC controller stops switching until the VOSENSE pin voltage drops below VOVP(VOSENSE) again. Also, if a mains undervoltage is detected VVINSENSE < Vstop(VINSENSE), only the PFC controller stops switching until VVINSENSE > Vstart(VINSENSE) again. When the voltage on pin VCC drops below the undervoltage lockout level, both controllers stop switching and reenter the safe restart mode. In the safe restart mode the driver outputs are disabled and the VCC pin voltage is recharged via the HV pin.
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
6 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
IHV Vstartup VCC Vth(UVLO) Vtrip
Vstart(VINSENSE) VINSENSE
VEN(LATCH) LATCH PROTECTION soft start PFCSENSE
PFCDRIVER soft start FBSENSE
FBDRIVER Vto(FBCTRL) FBCTRL
Vstart(fb) VOSENSE VO charging VCC capacitor starting converters normal operation protection restart
014aaa156
Fig 4.
Start-up sequence, normal operation and restart sequence
7.1.2 Supply management
All internal reference voltages are derived from a temperature compensated and trimmed on-chip band gap circuit. Internal reference currents are derived from a temperature compensated and trimmed on-chip current reference circuit.
7.1.3 Latch input
Pin LATCH is a general purpose input pin, which can be used to switch off both converters. The pin sources a current IO(LATCH) (80 A typical). Switching off both converters is stopped as soon as the voltage on this pin drops below 1.25 V. At initial start-up the switching is inhibited until the capacitor on the LATCH pin is charged above 1.35 V (typical). No internal filtering is done on this pin. An internal zener clamp of 2.9 V (typical) protects this pin from excessive voltages.
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
7 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
7.1.4 Fast latch reset
In a typical application the mains can be interrupted briefly to reset the latched protection. The PFC bus capacitor, Cbus, does not have to discharge for this latched protection to reset. Typically the PFC bus capacitor, Cbus, has to discharge for the VCC to drop to this reset level. When the latched protection is set, the clamping circuit of the VINSENSE circuit is disabled. (see also Section 7.2.9) As soon as the VINSENSE voltage drops below 750 mV (typical) and after that is raised to 870 mV (typical), the latched protection is reset. The latched protection is also reset by removing both the voltage on pin VCC and on pin HV.
7.1.5 Overtemperature protection
An accurate internal temperature protection is provided in the circuit. When the junction temperature exceeds the thermal shutdown temperature, the IC stops switching. As long as OTP is active, the capacitor CVCC is not recharged from the HV mains. The OTP circuit is supplied from the HV pin if the VCC supply voltage is not sufficient. OTP is a latched protection. It can be reset by removing both the voltage on pin VCC and on pin HV or by the fast latch reset function. (See Section 7.1.4)
7.2 Power factor correction circuit
The power factor correction circuit operates in quasi-resonant or discontinuous conduction mode with valley switching. The next primary stroke is only started when the previous secondary stroke has ended and the voltage across the PFC MOSFET has reached a minimum value. The voltage on the PFCAUX pin is used to detect transformer demagnetization and the minimum voltage across the external PFC MOSFET switch.
7.2.1 ton control
The power factor correction circuit is operated in ton control. The resulting mains harmonic reduction of a typical application is well within the class-D requirements.
7.2.2 Valley switching and demagnetization (PFCAUX pin)
The PFC MOSFET is switched on after the transformer is demagnetized. Internal circuitry connected to the PFCAUX pin detects the end of the secondary stroke. It also detects the voltage across the PFC MOSFET. The next stroke is started when the voltage across the PFC MOSFET is at its minimum in order to reduce switching losses and ElectroMagnetic Interference (EMI) (valley switching). If no demagnetization signal is detected on the PFCAUX pin, the controller generates a zero current signal (ZCS), 50 s (typical) after the last PFCGATE signal. If no valley signal is detected on the PFCAUX pin, the controller generates a valley signal 4 s (typical) after demagnetization was detected. To protect the internal circuitry during lightning events, for example, it is advisable to add a 5 k series resistor to this pin. To prevent incorrect switching due to external disturbance, the resistor should be placed close to the IC on the printed-circuit board.
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
8 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
7.2.3 Frequency limitation
To optimize the transformer and minimize switching losses, the switching frequency is limited to fsw(PFC)max. If the frequency for quasi-resonant operation is above the fsw(PFC)max limit, the system switches over to discontinuous conduction mode. Also here, the PFC MOSFET is only switched on at a minimum voltage across the switch (valley switching).
7.2.4 Mains voltage compensation (VINSENSE pin)
The mathematical equation for the transfer function of a power factor corrector contains the square of the mains input voltage. In a typical application this results in a low bandwidth for low mains input voltages, while at high mains input voltages the Mains Harmonic Reduction (MHR) requirements may be hard to meet. To compensate for the mains input voltage influence, the TEA1751(L)T contains a correction circuit. Via the VINSENSE pin the average input voltage is measured and the information is fed to an internal compensation circuit. With this compensation it is possible to keep the regulation loop bandwidth constant over the full mains input range, yielding a fast transient response on load steps, while still complying with class-D MHR requirements. In a typical application, the bandwidth of the regulation loop is set by a resistor and two capacitors on the PFCCOMP pin.
7.2.5 Soft start-up (pin PFCSENSE)
To prevent audible transformer noise at start-up or during hiccup, the transformer peak current, IDM, is increased slowly by the soft start function. This can be achieved by inserting RSS1 and CSS1 between pin PFCSENSE and current sense resistor RSENSE1. An internal current source charges the capacitor to VPFCSENSE = Istart(soft)PFC x RSS1. The voltage is limited to Vstart(soft)PFC. The start level and the time constant of the increasing primary current level can be adjusted externally by changing the values of RSS1 and CSS1. softstart = 3 x R SS1 x C SS1 The charging current Istart(soft)PFC flows as long as the voltage on pin PFCSENSE is below 0.5 V (typ). If the voltage on pin PFCSENSE exceeds 0.5 V, the soft start current source starts limiting current Istart(soft)PFC. As soon as the PFC starts switching, the Istart(soft)PFC current source is switched off; see Figure 5.
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
9 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
S1
Istartup(soft)PFC 60 A
SOFT START CONTROL
RSS1
11 PFCSENSE
0.5 V
OCP
CSS1 RSENSE1
014aaa157
Fig 5.
Soft start-up of PFC
7.2.6 Low power mode
When the output power of the flyback converter (see Section 7.3) is low, the flyback converter switches over to frequency reduction mode. When frequency reduction mode is entered by the flyback controller, the power factor correction circuit is switched off to maintain high efficiency. During low power mode operation the PFCCOMP pin is clamped to a minimal voltage of 2.7 V (typical) and a maximum voltage of 3.9 V (typical). The lower clamp voltage limits the maximum power that is delivered when the PFC is switched on again. The upper clamp voltage ensures that the PFC can return to its normal regulation point in a limited amount of time when returning from low power mode. As soon as the flyback converter leaves the frequency reduction mode, the power factor correction circuit restores normal operation. To prevent continuous switching on and off of the PFC circuit, a small hysteresis is build in, (60 mV (typical) on the FBCTRL pin).
7.2.7 Dual boost PFC
The PFC output voltage is modulated by the mains input voltage. The mains input voltage is measured via the VINSENSE pin. The current is sourced from the VOSENSE pin if the voltage on the VINSENSE pin drops below 2.2 V (typical). To ensure the stability of the switch-over 200 mV is inserted around the 2.2 V, see Figure 6. For low VINSENSE input voltages, the output current is 15 A (typical). This output current, in combination with the resistors on the VOSENSE pin, sets the lower PFC output voltage level at low mains voltages. At high mains input voltages the current is switched to zero. The PFC output voltage will then be at its maximum. As this current is zero in this situation, it does not effect the accuracy of the PFC output voltage. For proper switch-off behavior, the VOSENSE current is switched to its maximum value, (15 A (typical)), as soon as the voltage on pin VOSENSE drops below 2.1 V (typical).
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
10 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
2.2 V
VVINSENSE
-15 A II(VOSENSE)
014aaa097
Fig 6.
Voltage to current transfer function for dual boost PFC
7.2.8 Overcurrent protection (PFCSENSE pin)
The maximum peak current is limited cycle-by-cycle by sensing the voltage across an external sense resistor, RSENSE1, on the source of the external MOSFET. The voltage is measured via the PFCSENSE pin.
7.2.9 Mains undervoltage lockout / brownout protection (VINSENSE pin)
To prevent the PFC from operating at very low mains input voltages, the voltage on the VINSENSE pin is sensed continuously. As soon as the voltage on this pin drops below the Vstop(VINSENSE) level, switching of the PFC is stopped. The voltage on pin VINSENSE is clamped to a minimum value, Vstart(VINSENSE) + Vpu(VINSENSE), for a fast restart as soon as the mains input voltage is restored after a mains dropout.
7.2.10 Overvoltage protection (VOSENSE pin)
To prevent output overvoltage during load steps and mains transients, an overvoltage protection circuit is built in. As soon as the voltage on the VOSENSE pin exceeds the Vovp(VOSENSE) level, switching of the power factor correction circuit is inhibited. Switching of the PFC recommences as soon as the VOSENSE pin voltage drops below the Vovp(VOSENSE) level again. When the resistor between pin VOSENSE and ground is open, the overvoltage protection is also triggered.
7.2.11 PFC open loop protection (VOSENSE pin)
The power factor correction circuit does not start switching until the voltage on the VOSENSE pin is above the Vth(ol)(VOSENSE) level. This protects the circuit from open loop and VOSENSE short situations.
7.2.12 Driver (pin PFCDRIVER)
The driver circuit to the gate of the power MOSFET has a current sourcing capability of typically -500 mA and a current sink capability of typically 1.2 A. This permits fast turn-on and turn-off of the power MOSFET for efficient operation.
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
11 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
7.3 Flyback controller
The TEA1751(L)T includes a controller for a flyback converter. The flyback converter operates in quasi-resonant or discontinuous conduction mode with valley switching. The auxiliary winding of the flyback transformer provides demagnetization detection and powers the IC after start-up.
7.3.1 Multimode operation
The TEA1751(L)T flyback controller can operate in several modes; see Figure 7.
fsw(fb)max
PFC off
PFC on
frequency reduction switching frequency discontinuous with valley switching
quasi resonant
output power
014aaa158
Fig 7.
Multimode operation flyback
At high output power the converter switches to quasi-resonant mode. The next converter stroke is started after demagnetization of the transformer current. In quasi-resonant mode switching losses are minimized as the converter only switches on when the voltage across the external MOSFET is at its minimum (valley switching, see also Section 7.3.2). To prevent high frequency operation at lower loads, the quasi-resonant operation changes to discontinuous mode operation with valley skipping in which the switching frequency is limited for EMI to fsw(fb)max (125 kHz typical). Again, the external MOSFET is only switched on when the voltage across the MOSFET is at its minimum. At very low power and standby levels the frequency is controlled down by a Voltage Controlled Oscillator (VCO). The minimum frequency can be reduced to zero. During frequency reduction mode, the primary peak current is kept at a minimal level of Ipkmax/4 to maintain a high efficiency. (Ipkmax is the maximum primary peak current set by the sense resistor and the maximum sense voltage.) As the primary peak current is low in frequency reduction operation (Ipk = Ipkmax/4), no audible noise is noticeable at switching frequencies in the audible range. Valley switching is also active in this mode. In frequency reduction mode the PFC controller is switched off and the flyback maximum frequency changes linearly with the control voltage on the FBCTRL pin (see Figure 8 ). For stable on and off switching of the PFC, the FBCTRL pin has a 50 mV (typical) hysteresis. At no load operation the switching frequency can be reduced to (almost) zero.
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
12 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
fsw(fb)max
PFC off
PFC on
frequency reduction switching frequency discontinuous with valley switching
quasi resonant
1.5 V
VFBCTRL
014aaa159
Fig 8.
Frequency control of flyback part
7.3.2 Valley switching (HV pin)
Refer to Figure 9. A new cycle starts when the external MOSFET is activated. After the on-time (determined by the FBSENSE voltage and the FBCTRL voltage), the MOSFET is switched off and the secondary stroke starts. After the secondary stroke, the drain voltage 1 shows an oscillation with a frequency of approximately -------------------------------------------------- where Lp is ( 2 x x ( Lp x Cd ) ) the primary self-inductance of the flyback transformer and Cd is the capacitance on the drain node. As soon as the internal oscillator voltage is high again and the secondary stroke has ended, the circuit waits for the lowest drain voltage before starting a new primary stroke. Figure 9 shows the drain voltage, valley signal, secondary stroke signal and the internal oscillator signal. Valley switching allows high frequency operation as capacitive switching losses are reduced, see Equation 1. High frequency operation makes small and cost-effective magnetics possible. P = 1 x C x V 2 x f -d 2 (1)
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
13 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
primary stroke
secondary stroke
secondary ringing
drain
valley
secondary stroke
(2)
(1)
oscillator
014aaa027
(1) Start of new cycle at lowest drain voltage. (2) Start of new cycle in a classical Pulse Width Modulation (PWM) system without valley detection.
Fig 9.
Signals for valley switching
7.3.3 Current mode control (FBSENSE pin)
Current mode control is used for the flyback converter for its good line regulation. The primary current is sensed by the FBSENSE pin across an external resistor and compared with an internal control voltage.The internal control voltage is proportional to the FBCTRL pin voltage, see Figure 10.
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
14 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
Vsense(fb)max (V) 0.52 V PFC off flyback frequency reduction flyback discontinuous or QR flyback cycle skip mode 0.13 V PFC on
FBSENSE peak voltage
1.4 V 1.5 V
2.0 V VFBCTRL (V)
014aaa160
Fig 10. Peak current control of flyback part
The driver output is latched in the logic, preventing multiple switch-on.
7.3.4 Demagnetization (FBAUX pin)
The system is always in quasi-resonant or discontinuous conduction mode. The internal oscillator does not start a new primary stroke until the previous secondary stroke has ended. Demagnetization features a cycle-by-cycle output short circuit protection by immediately lowering the frequency (longer off-time), thereby reducing the power level. Demagnetization recognition is suppressed during the first tsup(xfmr_ring) time (2 s typical). This suppression may be necessary at low output voltages and at start-up and in applications where the transformer has a large leakage inductance. If pin FBAUX is open circuit or not connected, a fault condition is assumed and the converter stops operating immediately. Operation restarts as soon as the fault condition is removed.
7.3.5 Flyback control / time-out (FBCTRL pin)
The pin FBCTRL is connected to an internal voltage source of 3.5 V via an internal resistor (typical resistance is 3 k). As soon as the voltage on this pin is above 2.5 V (typical), this connection is disabled. Above 2.5 V the pin is biased with a small current. When the voltage on this pin rises above 4.5 V (typical), a fault is assumed and switching is inhibited. In the TEA1751 a restart will then be made, while in the TEA1751L the protection will be latched. When a small capacitor is connected to this pin, a time-out function can be created to protect against an open control loop situation. (see Figure 11 and Figure 12) The time-out function can be disabled by connecting a resistor (100 k) to ground on the FBCTRL pin. If the pin is shorted to ground, switching of the flyback controller is inhibited.
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
15 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
In normal operating conditions, when the converter is regulating the output voltage, the voltage on the FBCTRL pin is between 1.4 V and 2.0 V (typical values) from minimum to maximum output power.
2.5 V
3.5 V
30 A
4.5 V
3 k
TIME-OUT
FBCTRL
014aaa049
Fig 11. Time-out protection circuit
4.5 V 2.5 V
VFBCTRL
output voltage intended output voltage not reached within time-out time. restart intended output voltage reached within time-out time.
014aaa050
Fig 12. Time-out protection (signals), safe restart in the TEA1751
4.5 V 2.5 V
VFBCTRL
output voltage intended output voltage not reached within time-out time. latched
014aaa298
Fig 13. Time-out protection (signals), latched in the TEA1751L
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
16 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
7.3.6 Soft start-up (pin FBSENSE)
To prevent audible transformer noise during start-up, the transformer peak current, IDM is slowly increased by the soft start function. This can be achieved by inserting a resistor and a capacitor between pin 10, FBSENSE, and the current sense resistor. An internal current source charges the capacitor to V = Istart(soft)fb x RSS2, with a maximum of approximately 0.5 V. The start level and the time constant of the increasing primary current level can be adjusted externally by changing the values of RSS2 and CSS2. softstart = 3 x R SS2 x C SS2 The soft start current Istart(soft)fb is switched on as soon as VCC reaches Vstartup. When the voltage on pin FBSENSE has reached 0.5 V, the flyback converter starts switching. The charging current Istart(soft)(PFC) flows as long as the voltage on pin FBSENSE is below approximately 0.5 V. If the voltage on pin FBSENSE exceeds 0.5 V, the soft start current source starts limiting the current. After the flyback converter has started, the soft start current source is switched off.
S2
Istart(soft)fb 60 A
SOFT START CONTROL
RSS2
10 FBSENSE
+ 0.5 V
OCP
CSS2 RSENSE2
014aaa020
Fig 14. Soft start-up of flyback.
7.3.7 Maximum on-time
The flyback controller limits the `on-time' of the external MOSFET to 40 s (typical). When the `on-time' is longer than 40 s, the IC stops switching and enters the safe restart mode.
7.3.8 Overvoltage protection (FBAUX pin)
An output overvoltage protection is implemented in the GreenChip III series. This works for the TEA1751(L)T by sensing the auxiliary voltage via the current flowing into pin FBAUX during the secondary stroke. The auxiliary winding voltage is a well-defined replica of the output voltage. Voltage spikes are averaged by an internal filter. If the output voltage exceeds the OVP trip level, an internal counter starts counting subsequent OVP events. The counter has been added to prevent incorrect OVP detection which might occur during ESD or lightning events. If the output voltage exceeds the OVP trip level a few times and not again in a subsequent cycle, the internal counter counts down at twice the speed it uses when counting up. However, when typically eight cycles of
TEA1751T_LT_2 (c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
17 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
subsequent OVP events are detected, the IC assumes a true OVP and the OVP circuit switches the power MOSFET off. As the protection is latched, the converter only restarts after the internal latch is reset. In a typical application the mains should be interrupted to reset the internal latch. The output voltage Vo(OVP) at which the OVP function trips, can be set by the demagnetization resistor, RFBAUX : Ns V o ( OVP ) = ----------- ( I ovp ( FBaux ) x R FBaux + V clamp ( FBAUX ) ) N aux where Ns is the number of secondary turns and Naux is the number of auxiliary turns of the transformer. Current Iovp(FBAUX) is internally trimmed. The value of RFBAUX can be adjusted to the turns ratio of the transformer, thus making an accurate OVP detection possible.
7.3.9 Overcurrent protection (FBSENSE pin)
The primary peak current in the transformer is measured accurately cycle-by-cycle using the external sense resistor Rsense2. The OCP circuit limits the voltage on pin FBSENSE to an internal level (see also Section 7.3.3). The OCP detection is suppressed during the leading edge blanking period, tleb, to prevent false triggering caused by switch-on spikes.
LEB (tleb) OCP LEVEL
VFBSENSE t
014aaa022
Fig 15. OCP leading edge blanking
7.3.10 Overpower protection
During the primary stroke of the flyback converter the input voltage of the flyback converter is measured by sensing the current that is drawn from the pin FBAUX. The current information is used to adjust the peak drain current of the flyback converter, which is measured via pin FBSENSE. The internal compensation is such that an almost input voltage independent maximum output power can be realized. The OPP curve is given in Figure 16.
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
18 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
0.6 VFBSENSE (V) 0.52 0.5
014aaa096
0.4 0.37
0.3 -400 -360
-300
-200
-100 0 IFBAUX (A)
Fig 16. Overpower protection curve
7.3.11 Driver (pin FBDRIVER)
The driver circuit to the gate of the external power MOSFET has a current sourcing capability of typically -500 mA and a current sink capability of typically 1.2 A. This permits fast turn-on and turn-off of the power MOSFET for efficient operation.
8. Limiting values
Table 3. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Voltages VCC VLATCH VFBCTRL VPFCCOMP VVINSENSE VVOSENSE VPFCAUX VFBSENSE VHV Currents IFBCTRL IFBAUX IPFCSENSE IFBSENSE IFBDRIVER
TEA1751T_LT_2
Parameter supply voltage voltage on pin LATCH voltage on pin FBCTRL voltage on pin PFCCOMP voltage on pin VINSENSE voltage on pin VOSENSE voltage on pin PFCAUX voltage on pin FBSENSE voltage on pin HV current on pin FBCTRL current on pin FBAUX current on pin PFCSENSE current on pin FBSENSE current on pin FBDRIVER
Conditions
Min -0.4
Max +38 +5 +5 +5 +5 +5 +25 +5 +5 +650 0 +1 +10 +10 +2
Unit V V V V V V V V V V mA mA mA mA A
current limited
-0.4 -0.4 -0.4 -0.4 -0.4 -25
current limited current limited
-0.4 -0.4 -0.4 -3 -1 -1 -1
VPFCSENSE voltage on pin PFCSENSE
duty cycle < 10 %
-0.8
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
19 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
Table 3. Limiting values ...continued In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol IHV General Ptot Tstg Tj ESD VESD electrostatic discharge voltage class 1 human body model pins 1 to 13 pin 16 (HV) machine model charged device model
[1] [2]
[1] [1] [2]
Parameter current on pin HV total power dissipation storage temperature junction temperature
Conditions duty cycle < 10 %
Min -0.8 -
Max +2 5 0.6 +150 +150
Unit A mA W C C
IPFCDRIVER current on pin PFCDRIVER
Tamb < 75 C
-55 -40
-
2000 1500 200 500
V V V V
Equivalent to discharging a 100 pF capacitor through a 1.5 k series resistor. Equivalent to discharging a 200 pF capacitor through a 0.75 H coil and a 10 resistor.
9. Thermal characteristics
Table 4. Symbol Rth(j-a) Thermal characteristics Parameter thermal resistance from junction to ambient Conditions in free air; JEDEC test board Typ 124 Unit K/W
10. Characteristics
Table 5. Characteristics Tamb = 25 C; VCC = 20 V; all voltages are measured with respect to ground (pin 2); currents are positive when flowing into the IC; unless otherwise specified. Symbol IHV Parameter current on pin HV Conditions VHV > 80 V VCC < Vtrip; Vth(UVLO) < VCC < Vstartup Vtrip < VCC < Vth(UVLO) with auxiliary supply VBR Vtrip Vstartup breakdown voltage trip voltage start-up voltage Supply voltage management (pin VCC) 0.55 21 0.65 22 0.75 23 V V 8 650 1.0 5.4 20 40 mA mA A V Min Typ Max Unit Start-up current source (pin HV)
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
20 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
Table 5. Characteristics ...continued Tamb = 25 C; VCC = 20 V; all voltages are measured with respect to ground (pin 2); currents are positive when flowing into the IC; unless otherwise specified. Symbol Vth(UVLO) Vstart(hys) Vhys Ich(low) Ich(high) ICC(oper) Parameter undervoltage lockout threshold voltage hysteresis of start voltage hysteresis voltage low charging current high charging current operating supply current during start-up phase Vstartup - Vth(UVLO) VHV > 80 V; VCC < Vtrip or Vth(UVLO) < VCC < Vstartup VHV > 80 V; Vtrip < VCC < Vth(UVLO) no load on pin FBDRIVER and PFCDRIVER Conditions Min 14 6.3 -1.2 -4.6 2.25 Typ 15 300 7 -1.0 -5.4 3 Max 16 7.7 -0.8 -6.3 3.75 Unit V mV V mA mA mA
Input voltage sensing PFC (pin VINSENSE) Vstop(VINSENSE) Vstart(VINSENSE) Vpu(VINSENSE) Ipu(VINSENSE) stop voltage on pin VINSENSE start voltage on pin VINSENSE pull-up voltage difference on pin VINSENSE pull-up current on pin VINSENSE active after Vstop(VINSENSE) is detected active after Vstop(VINSENSE) is detected 0.86 1.11 -55 4.0 0.89 1.15 -100 -47 0.92 1.19 -40 V V mV A V
Vmvc(VINSENSE)max maximum mains voltage compensation voltage on pin VINSENSE Vflr Vflr(hys) II(VINSENSE) Vbst(dual) fast latch reset voltage hysteresis of fast latch reset voltage input current on pin VINSENSE VVINSENSE > Vstop(VINSENSE) after Vstart(VINSENSE) is detected dual boost voltage current switch-over point switch-over region Loop compensation PFC (pin PFCCOMP) gm IO(PFCCOMP) Vclamp(PFCCOMP) transconductance output current on pin PFCCOMP clamp voltage on pin PFCCOMP zero on-time voltage on pin PFCCOMP maximum on-time voltage on pin PFCCOMP PFC on-time VVINSENSE = 3.3 V; VPFCCOMP = Vton(PFCCOMP)max VVINSENSE = 0.9 V; VPFCCOMP = Vton(PFCCOMP)max VVOSENSE to IO(PFCCOMP) VVOSENSE = 3.3 V VVOSENSE = 2.0 V Low power mode; PFC off; lower clamp voltage Upper clamp voltage Vton(PFCCOMP)zero Vton(PFCCOMP)max
[1]
active after Vth(UVLO) is detected
5 60 33 -45 2.5 3.4 1.20
0.75 0.12 33 2.2 200 80 39 -39 2.7 3.9 3.5 1.25
100 100 45 -33 2.9 3.6 1.30
V V nA V mV A/V A A V V V V
[1]
Pulse width modulator PFC ton(PFC) 3.6 30 4.5 40 5.0 53 s s
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
21 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
Table 5. Characteristics ...continued Tamb = 25 C; VCC = 20 V; all voltages are measured with respect to ground (pin 2); currents are positive when flowing into the IC; unless otherwise specified. Symbol Vth(ol)(VOSENSE) Vreg(VOSENSE) Vovp(VOSENSE) Ibst(dual) Parameter open-loop threshold voltage on pin VOSENSE regulation voltage on pin VOSENSE overvoltage protection voltage on pin VOSENSE dual boost current VVINSENSE < Vbst(dual) or VVOSENSE < 2.1 V VVINSENSE > Vbst(dual) Overcurrent protection PFC (pin PFCSENSE) Vsense(PFC)max tleb(PFC) Iprot(PFCSENSE) maximum PFC sense voltage PFC leading edge blanking time protection current on pin PFCSENSE PFC soft start current PFC soft start voltage PFC soft start resistance maximum PFC switching frequency minimum PFC off-time PFC valley recognition voltage change with time PFC valley recognition time PFC valley recognition time-out time comparator threshold voltage on pin PFCAUX PFC demagnetization time-out time protection current on pin PFCAUX source current on pin PFCDRIVER VPFCAUX = 50 mV VPFCAUX = 1 V peak-to-peak demagnetization to V/t = 0 tto(vrec)PFC
[2] [3]
Conditions
Min -
Typ 1.15
Max -
Unit V
Output voltage sensing PFC (pin VOSENSE)
for IO(PFCCOMP) = 0
2.475 2.500 2.525 V 2.60 0.49 0.52 250 -50 2.63 -15 -30 0.52 0.55 310 2.67 0.55 0.57 370 -5 V A nA V V ns nA
V/t = 50 mV/s V/t = 200 mV/s
Soft start PFC (pin PFCSENSE) Istart(soft)PFC Vstart(soft)PFC Rstart(soft)PFC Oscillator PFC fsw(PFC)max toff(PFC)min (V/t)vrec(PFC) tvrec(PFC) 100 1.1 3 125 1.4 4 150 1.7 1.7 300 50 6 kHz s V/s ns ns s -75 enabling voltage 0.46 12 -60 0.50 -45 0.54 A V k
Valley switching PFC (pin PFCAUX)
Demagnetization management PFC (pin PFCAUX) Vth(comp)PFCAUX tto(demag)PFC Iprot(PFCAUX) -150 40 -75 -100 50 -50 60 -5 mV s nA
Driver (pin PFCDRIVER) Isrc(PFCDRIVER) VPFCDRIVER = 2 V -0.5 A
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
22 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
Table 5. Characteristics ...continued Tamb = 25 C; VCC = 20 V; all voltages are measured with respect to ground (pin 2); currents are positive when flowing into the IC; unless otherwise specified. Symbol Isink(PFCDRIVER) VO(PFCDRIVER)max Parameter sink current on pin PFCDRIVER maximum output voltage on pin PFCDRIVER overvoltage protection current on pin FBAUX number of overvoltage protection cycles comparator threshold voltage on pin FBAUX protection current on pin FBAUX clamp voltage on pin FBAUX transformer ringing suppression time minimum flyback on-time maximum flyback on-time maximum flyback switching frequency VCO start voltage on pin FBCTRL hysteresis voltage on pin FBCTRL VCO voltage difference on pin FBCTRL voltage on pin FBCTRL time-out voltage on pin FBCTRL internal resistance on pin FBCTRL output current on pin FBCTRL time-out current on pin FBCTRL VFBCTRL = 0 V VFBCTRL = 2 V Ito(FBCTRL) VFBCTRL = 2.6 V VFBCTRL = 4.1 V for maximum flyback peak current enable voltage trip voltage
[4]
Conditions VPFCDRIVER = 2 V VPFCDRIVER = 10 V
Min -
Typ 0.7 1.2 11
Max 12
Unit A A V
Overvoltage protection flyback (pin FBAUX) Iovp(FBAUX) Ncy(ovp) 279 6 300 8 321 12 A
Demagnetization management flyback (pin FBAUX) Vth(comp)FBAUX Iprot(FBAUX) Vclamp(FBAUX) tsup(xfmr_ring) 60 VFBAUX = 50 mV IFBAUX = -500 A IFBAUX = 500 A -50 -1.0 0.5 1.5 80 -0.8 0.7 2 110 -5 -0.6 0.9 2.5 mV nA V V s
Pulse width modulator flyback ton(fb)min ton(fb)max Oscillator flyback fsw(fb)max Vstart(VCO)FBCTRL Vhys(FBCTRL) VVCO(FBCTRL) 100 1.3 125 1.5 60 -0.1 150 1.7 kHz V mV V 32 tleb 40 48 ns s
Peak current control flyback (pin FBCTRL) VFBCTRL Vto(FBCTRL) Rint(FBCTRL) IO(FBCTRL) 1.85 4.2 -1.4 -0.6 -36 2.0 2.5 4.5 3 2.15 4.8 V V V k
-1.19 -0.93 mA -0.5 -30 -0.4 -24 mA A
-34.5 -28.5 -22.5 A -75 +75 V/s
Valley switching flyback (pin HV) (V/t)vrec(fb)
TEA1751T_LT_2
flyback valley recognition voltage change with time
Rev. 02 -- 23 December 2009
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
23 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
Table 5. Characteristics ...continued Tamb = 25 C; VCC = 20 V; all voltages are measured with respect to ground (pin 2); currents are positive when flowing into the IC; unless otherwise specified. Symbol td(vrec-swon) Parameter valley recognition to switch-on delay time flyback soft start current flyback soft start voltage flyback soft start resistance maximum flyback sense voltage flyback leading edge blanking time OPP start current on pin FBAUX reduced overpower protection current on pin FBAUX source current on pin FBDRIVER sink current on pin FBDRIVER maximum output voltage on pin FBDRIVER protection voltage on pin LATCH output current on pin LATCH enable voltage on pin LATCH hysteresis voltage on pin LATCH open-circuit voltage on pin LATCH IC protection level temperature hysteresis of IC protection level temperature Vprot(LATCH) < VLATCH < Voc(LATCH) at start-up Ven(LATCH) - Vprot(LATCH) Vsense(fb)max has reduced to 0.37 V VFBDRIVER = 2 V VFBDRIVER = 2 V VFBDRIVER = 10 V VO(FBDRIVER)(max) V/t = 50 mV/s V/t = 200 mV/s enable voltage Conditions
[5]
Min -
Typ 150
Max -
Unit ns
Soft start flyback (pin FBSENSE) Istart(soft)fb Vstart(soft)fb Rstart(soft)fb Vsense(fb)max tleb(fb) Istart(OPP)FBAUX Iopp(red)(FBAUX) -75 0.43 12 0.49 0.52 255 -60 0.49 0.52 0.55 305 -100 -360 -45 0.54 0.55 0.58 355 A V k V V ns A A
Overcurrent protection flyback (pin FBSENSE)
Driver (pin FBDRIVER) Isrc(FBDRIVER) Isink(FBDRIVER) -0.5 0.7 1.2 11 12 A A A V
LATCH input (pin LATCH) Vprot(LATCH) IO(LATCH) Ven(LATCH) Vhys(LATCH) Voc(LATCH) 1.23 -85 1.30 80 2.65 1.25 -80 1.35 100 2.9 1.27 -75 1.40 140 3.15 V A V mV V
Temperature protection Tpl(IC) Tpl(IC)hys 130 140 10 150 C C
[1] [2] [3] [4] [5]
For a typical application with a compensation network on pin PFCCOMP, like the example in Figure 3. Minimum required voltage change time for valley recognition on pin PFCAUX. Minimum time required between demagnetization detection and V/t = 0 on pin PFCAUX. Hysteresis for PFC on/off control. Guaranteed by design.
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
24 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
11. Application information
A power supply with the TEA1751(L)T consists of a power factor correction circuit followed by a flyback converter. See Figure 16. Capacitor CVCC buffers the IC supply voltage, which is powered via the high voltage rectified mains during start-up and via the auxiliary winding of the flyback converter during operation. Sense resistors RSENSE1 and RSENSE2 convert the current through the MOSFETs S1 and S2 into a voltage at pins PFCSENSE and FBSENSE. The values of RSENSE1 and RSENSE2 define the maximum primary peak current in MOSFETs S1 and S2. In the example given, the LATCH pin is connected to a Negative Temperature Coefficient V prot ( LATCH ) (NTC) resistor. When the resistance drops below ------------------------------- = 15.6 k (typ), the I O ( LATCH ) protection is activated. A capacitor CTIMEOUT is connected to the FBCTRL pin. For a 120 nF capacitor, typically after 10 ms the time-out protection is activated. RLOOP is added so that the time-out capacitor does not interfere with the normal regulation loop. RS1 and RS2 are added to prevent the soft start capacitors from being charged during normal operation due to negative voltage spikes across the sense resistors. Resistor RAUX1 is added to protect the IC from damage during lightning events.
D1 Cbus
S1
CSS1
RSS1 T2 RSENSE1
D2
COUT
RAUX1 RS1 S2
12 8
COMPENSATION
11
9 16 13 10
RS2
RSS2
6
TEA1751(L)T
7 4 1 3 2 5
CSS2 RSENSE2
RAUX2
CVCC
RLOOP CTIMEOUT
014aaa302
Fig 17. Typical application diagram TEA1751(L)T
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
25 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
12. Package outline
SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1
D
E
A X
c y HE vMA
Z
16 9
Q A2 pin 1 index Lp
1 8
A1
(A 3)
A
L wM detail X
e
bp
0
2.5 scale
5 mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. 1.75 A1 0.25 0.10 A2 1.45 1.25 A3 0.25 0.01 bp 0.49 0.36 c 0.25 0.19 D (1) 10.0 9.8 E (1) 4.0 3.8 0.16 0.15 e 1.27 0.05 HE 6.2 5.8 L 1.05 Lp 1.0 0.4 0.039 0.016 Q 0.7 0.6 0.028 0.020 v 0.25 0.01 w 0.25 0.01 y 0.1 Z (1) 0.7 0.3
o
0.010 0.057 0.069 0.004 0.049
0.019 0.0100 0.39 0.014 0.0075 0.38
0.244 0.041 0.228
0.028 0.004 0.012
8 o 0
Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. OUTLINE VERSION SOT109-1 REFERENCES IEC 076E07 JEDEC MS-012 JEITA EUROPEAN PROJECTION
ISSUE DATE 99-12-27 03-02-19
Fig 18. Package outline SOT109-1 (SO16)
TEA1751T_LT_2 (c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
26 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
13. Revision history
Table 6. Revision history Release date 20091223 Data sheet status Product data sheet Product data sheet Change notice Supersedes TEA1751T_LT_1 Document ID TEA1751T_LT_2 Modifications: TEA1751T_LT_1
*
Value for junction temperature (Tj) changed in Table 3.
20090210
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
27 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
14. Legal information
14.1 Data sheet status
Document status[1][2] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet
[1] [2] [3]
Product status[3] Development Qualification Production
Definition This document contains data from the objective specification for product development. This document contains data from the preliminary specification. This document contains the product specification.
Please consult the most recently issued document before initiating or completing a design. The term `short data sheet' is explained in section "Definitions". The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.
14.2 Definitions
Draft -- The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet -- A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.
damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Applications -- Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values -- Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale -- NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license -- Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control -- This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.
14.3 Disclaimers
General -- Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes -- NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use -- NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental
14.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. GreenChip -- is a trademark of NXP B.V.
15. Contact information
For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com
TEA1751T_LT_2
(c) NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 -- 23 December 2009
28 of 29
NXP Semiconductors
TEA1751T; TEA1751LT
GreenChip III SMPS control IC
16. Contents
1 2 2.1 2.2 2.3 2.4 2.5 3 4 5 6 6.1 6.2 7 7.1 7.1.1 7.1.2 7.1.3 7.1.4 7.1.5 7.2 7.2.1 7.2.2 7.2.3 7.2.4 7.2.5 7.2.6 7.2.7 7.2.8 7.2.9 7.2.10 7.2.11 7.2.12 7.3 7.3.1 7.3.2 7.3.3 7.3.4 7.3.5 7.3.6 7.3.7 7.3.8 7.3.9 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Distinctive features . . . . . . . . . . . . . . . . . . . . . . 1 Green features . . . . . . . . . . . . . . . . . . . . . . . . . 1 PFC green features . . . . . . . . . . . . . . . . . . . . . 2 Flyback green features . . . . . . . . . . . . . . . . . . . 2 Protection features . . . . . . . . . . . . . . . . . . . . . . 2 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Pinning information . . . . . . . . . . . . . . . . . . . . . . 4 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4 Functional description . . . . . . . . . . . . . . . . . . . 5 General control . . . . . . . . . . . . . . . . . . . . . . . . . 5 Start-up and UnderVoltage LockOut (UVLO) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Supply management. . . . . . . . . . . . . . . . . . . . . 7 Latch input . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Fast latch reset . . . . . . . . . . . . . . . . . . . . . . . . . 8 Overtemperature protection . . . . . . . . . . . . . . . 8 Power factor correction circuit . . . . . . . . . . . . . 8 ton control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Valley switching and demagnetization (PFCAUX pin) . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Frequency limitation . . . . . . . . . . . . . . . . . . . . . 9 Mains voltage compensation (VINSENSE pin) . . . . . . . . . . . . . . . . . . . . . . . . 9 Soft start-up (pin PFCSENSE) . . . . . . . . . . . . . 9 Low power mode . . . . . . . . . . . . . . . . . . . . . . 10 Dual boost PFC . . . . . . . . . . . . . . . . . . . . . . . 10 Overcurrent protection (PFCSENSE pin) . . . . 11 Mains undervoltage lockout / brownout protection (VINSENSE pin) . . . . . . . . . . . . . . 11 Overvoltage protection (VOSENSE pin) . . . . . 11 PFC open loop protection (VOSENSE pin) . . 11 Driver (pin PFCDRIVER) . . . . . . . . . . . . . . . . 11 Flyback controller . . . . . . . . . . . . . . . . . . . . . . 12 Multimode operation . . . . . . . . . . . . . . . . . . . . 12 Valley switching (HV pin) . . . . . . . . . . . . . . . . 13 Current mode control (FBSENSE pin) . . . . . . 14 Demagnetization (FBAUX pin) . . . . . . . . . . . . 15 Flyback control / time-out (FBCTRL pin) . . . . 15 Soft start-up (pin FBSENSE) . . . . . . . . . . . . . 17 Maximum on-time . . . . . . . . . . . . . . . . . . . . . . 17 Overvoltage protection (FBAUX pin) . . . . . . . 17 Overcurrent protection (FBSENSE pin) . . . . . 18 7.3.10 7.3.11 8 9 10 11 12 13 14 14.1 14.2 14.3 14.4 15 16 Overpower protection. . . . . . . . . . . . . . . . . . . Driver (pin FBDRIVER) . . . . . . . . . . . . . . . . . Limiting values . . . . . . . . . . . . . . . . . . . . . . . . Thermal characteristics . . . . . . . . . . . . . . . . . Characteristics . . . . . . . . . . . . . . . . . . . . . . . . Application information . . . . . . . . . . . . . . . . . Package outline. . . . . . . . . . . . . . . . . . . . . . . . Revision history . . . . . . . . . . . . . . . . . . . . . . . Legal information . . . . . . . . . . . . . . . . . . . . . . Data sheet status . . . . . . . . . . . . . . . . . . . . . . Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . Contact information . . . . . . . . . . . . . . . . . . . . Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 19 19 20 20 25 26 27 28 28 28 28 28 28 29
Please be aware that important notices concerning this document and the product(s) described herein, have been included in section `Legal information'.
(c) NXP B.V. 2009.
All rights reserved.
For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 23 December 2009 Document identifier: TEA1751T_LT_2

▲Up To Search▲

Price & Availability of TEA1751LT

	To Download TEA1751LT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .